


**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANTS**



**PTO-1449**

Attorney Docket No.  
2885/86

Serial No.  
10/501,845

Applicant(s)  
Vorbach et al.

Filing Date  
August 26, 2005

Group Art Unit  
2183

**U.S. PATENT DOCUMENTS**

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	4,233,667	November 11, 1980	Devine et al.			
	4,489,857	February 6, 1986	Agrawal et al.			
	4,498,134	February 5, 1985	Hansen et al.			
	4,720,778	January, 1998	Hansen et al.			
	5,311,079	May 10, 1994	Ditlow et al.			
	5,392,437	February 21, 1995	Matter et al.			
	5,600,845	February 4, 1997	Gilson			
	5,737,516	April 1998	Circello et al.			
	5,841,973	November 1998	Cooke et al.			
	5,887,165	March 23, 1999	Martel et al.			
	5,892,962	April 6, 1999	Cloutier			
	5,926,638	July 1999	Inoue, Masaharu			
	5,933,642	August 3, 1999	Baxter et al.			
	5,960,200	September 1999	Eager et al.			
	5,996,083	November 30, 1999	Gupta et al.			
	5,970,254	October 19, 1999	Cooke et al.			
	5,978,260	November 2, 1999	Trimberger et al.			
	5,996,083	November 30, 1999	Gupta et al.			
	6,003,143	December 1999	Kim et al.			
	6,020,758	February 1, 2000	Patel et al.			
	6,023,564	February 8, 2000	Trimberger			
	6,058,469	May 2, 2000	Baxter			
	6,086,628	July 11, 2000	Dave et al.			
	6,150,837	November 21, 2000	Beal et al.			
	6,150,839	November 21, 2000	New et al.			
	6,170,051	January 2001	Dowling, Eric M.			
	6,173,434	January 9, 2001	Wirthlin et al.			
	6,211,697	April 2001	Lien et al.			
	6,212,650	April 2001	Guccione, Steven A.			
	6,219,833	April 17, 2001	Solomon et al.			
	6,230,307	May 8, 2001	Davis et al.			
	6,240,502	May 29, 2001	Panwar et al.			
	6,282,701	August 2001	Wygodny et al.			
	6,286,134	September 2001	Click, Jr. et al.			
	6,301,706	October 2001	Maslennikov et al.			
	6,321,373	November 20, 2001	Ekanadham et al.			
	6,398,383	June 2002	Huang, Yu-Hwei			
	6,404,224	June 11, 2002	Azegami et al.			

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/86	Serial No. 10/501,845
	Applicant(s) Vorbach et al.	
	Filing Date August 26, 2005	Group Art Unit 2183

	6,421,809	July 2002	Wuytack et al.			
	6,421,917	July 16, 2002	Mohan			
	6,434,695	August 2002	Esfahani et al.			
	6,434,699	August 13, 2002	Jones et al.			
	6,435,054	October 10,2000	Nguyen			
	6,437,441	August 2002	Yamamoto			
	6,490,695	December 2002	Zagorski et al.			
	6,496,971	December 2002	Lesea et al.			
	6,504,398	January 2003	Lien et al.			
	6,542,844	April 2003	Hanna, Stephen Dale			
	6,587,939	July 1, 2003	Takano			
	6,687,788	February 3, 2004	Vorbach et al.			
	6,704,816	March 2004	Burke, David			
	6,717,436	April 2004	Kress et al.			
	6,721,830	April 2004	Vorbach et al.			
	6,728,871	April 27, 2004	Vorbach et al.			
	6,757,847	June 2004	Farkash et al.			
	6,785,826	August 31, 2004	Durham et al.			
	6,961,924	November 2005	Bates et al.			
	2001/0010074	July 26, 2001	Nishihara et al.			
	2002/083308	June 27, 2002	Pereira et al.			
	2002/0045952	April 18, 2002	Blemel			
	2003/0056085	March 2, 2003	Vorbach			
	2003/0123579	July 3, 2003	Safavi et al.			
	2003/0014743	January 16, 2003	Cooke			
	2003/0192032	October 2003	Andrade et al.			
	2004/0168099	August 26, 2004	Vorbach et al.			
	2004/0199688	October 2004	Vorbach et al.			

#### FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	0 208 457	January 14, 1987	EPO				
	0 463 721	January 2, 1992	EPO				
	0 485 690	May 20, 1992	EPO				
	0 497 029	August 5, 1992	EPO				
	0 696 001	December 5, 2001	EPO				
	1 146 432	October 17, 2001	EPO				

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/86	Serial No. 10/501,845
	Applicant(s) Vorbach et al.	
	Filing Date August 26, 2005	Group Art Unit 2183

						TRANSLATION
	38 55 673	November 20, 1996	Germany			
	WO92/01987	February 6, 1992	PCT			
	WO94/06077	March 17, 1994	PCT			
	WO98/31102	July 16, 1998	PCT			
	WO99/00731	January 7, 1999	PCT			
	WO99/00739	January 7, 1999	PCT			
	WO99/12111	March 11, 1999	PCT			
	WO99/32975	July 1, 1999	PCT			
	WO00/38087	June 29, 2000	PCT			
	WO01/55917	August 2, 2001	PCT			
	WO03/025781	March 27, 2003	PCT			
	WO04/114128	December 29, 2004	PCT			
	8-44581	February 16, 1996	Japan			Abstract
	7-154242	June 16, 1995	Japan			Abstract
	58-58672	April 7, 1983	Japan			Abstract
	2-226423	September 10, 1990	Japan			Abstract
	5-276007	October 22, 1993	Japan			Abstract
	8-250685	September 27, 1996	Japan			Abstract
	2-130023	May 18, 1990	Japan			Abstract
	11-307725	November 5, 1999	Japan			Abstract & Partial Translation
	2000-181566	June 30, 2000	Japan			Computer Translation
	9-27745	January 28, 1997	Japan			Abstract

#### OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Abnous, A., et al., "The Pleiades Architecture," Chapter I of <i>The Application of Programmable DSPs in Mobile Communications</i> , A. Gatherer and A. Auslander, Ed., Wiley, 2002, pp. 1-33.
	Alippi, et al., "Determining the Optimum Extended Instruction Set Architecture for Application Specific Reconfigurable VLIW CPUs," IEEE, 2001, pp. 50-56.
	Athanas, "A Functional Reconfigurable Architecture and Compiler for Adoptive Computing," IEEE 1993, pages 49-55.
	Beck et al., "From control flow to data flow," TR 89-1050, October 1989, Dept. of Computer Science, Cornell University, Ithaca, NY, pp. 1-25.
	Callahan, et al., "The Garp Architecture and C Compiler," Computer, April 2000, pages 62-69.
	Cardoso, Joao M.P. and Markus Weinhardt, "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture," Field-Programmable Logic and Applications. Reconfigurable Computing is Going Mainstream, 12 <sup>th</sup> International Conference FPL 2002, Proceedings (Lecture Notes in Computer Science, Vol. 2438) Springer-Verlag Berlin, Germany, 2002, pp. 864-874.
	Chen et al., "A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths," IEEE Journal of Solid-State Circuits, Vol. 27, No. 12, December 1992, pp.1895-1904.
	DeHon, A., "DPGA Utilization and Application," MIT Artificial Intelligence Laboratory, Proceedings of the Fourth International ACM Symposium on Field-Programmable Gate Arrays (FPGA '96), IEEE Computer Society, pp. 1-7.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/86	Serial No. 10/501,845
	Applicant(s) Vorbach et al.	
	Filing Date August 26, 2005	Group Art Unit 2183

	Dutt, et al., "If Software is King for Systems-in-Silicon, What's New in Compiler?," IEEE, 1997, pp. 322-325.
	Fornaciari, et al., System-level power evaluation metrics, 1997 Proceedings of the 2 <sup>nd</sup> Annual IEEE International Conference on Innovative Systems in Silicon, New York, NY, October 1997, pp. 323-330.
	Franklin, Manoj et al., "A Fill-Unit Approach to Multiple Instruction Issue," Proceedings of the Annual International Symposium on Microarchitecture, November 1994, pp. 162-171.
	Hartenstein, R., "Coarse grain reconfigurable architectures," Design Automation Conference, 2001, Proceedings of the ASP-DAC 2001 Asia and South Pacific, January 30- February 2, 2001, IEEE 30 January 2001, pp. 564-569.
	Hastie et al., "The implementation of hardware subroutines on field programmable gate arrays," Custom Integrated Circuits Conference, 1990, Proceedings of the IEEE 1990, May 16, 1990, pp. 31.3.1 – 31.4.3 (3 pages).
	Hedge, S.J., "3D WASP Devices for On-line Signal and Data Processing," 1994, International Conference on Wafer Scale Integration, pages 11-21.
	Iseli, C., et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE, 1995, pp. 173-179.
	Jacob, J., et al., "Memory Interfacing and Instruction Specification for Reconfigurable Processors," ACM 1999, pages 145-154.
	Kastrup, B., "Automatic Hardware Synthesis for a Hybrid Reconfigurable CPU Featuring Philips CPLDs," Proceedings of the PACT Workshop on Reconfigurable Computing, 1998, pp. 5-10.
	Koren et al., "A data-driven VLSI array for arbitrary algorithms," IEEE Computer Society, Long Beach, CA Vol. 21, No. 10, 1 October 1988, pp. 30-34.
	Lee, Jong-eun et al., "Reconfigurable ALU Array Architecture with Conditional Execution," International Soc. Design Conference (ISOOC) [online] October 25, 2004, Seoul, Korea, 5 pages.
	Ling, X., "WASMII: An MPLD with Data-Driven Control on a Virtual Hardware," Journal of Supercomputing, Kluwer Academic Publishers, Dordrecht, Netherlands, 1995, pp. 253-276.
	Ling et al., "WASMII: A Multifunction Programmable Logic Device (MPLD) with Data Driven Control," The Transactions of the Institute of Electronics, Information and Communication Engineers, 25 April 1994, Vol. J77-D-1, Nr. 4, pp. 309-317. <b>[This references is in Chinese, but should be comparable in content to the Ling et al. reference above]</b>
	Ozawa, Motokazu et al., "A Cascade ALU Architecture for Asynchronous Super-Scalar Processors," IEICE Transactions on Electronics, Electronics Society, Tokyo, Japan, Vol. E84-C, No. 2, February 2001, pp. 229-237.
	Piotrowski, A., "IEC-BUS, Die Funktionsweise des IEC-Bus unde seine Anwendung in Geräten und Systemen," 1987, Franzis-Verlag GmbH, München, pp. 20-25.
	Razdan et al., "A High-Performance Microarchitecture with Hardware-Programmable Functional Units, Micro-27, Proceedings of the 27 <sup>th</sup> Annual International Symposium on Microarchitecture, IEEE Computer Society and Association for Computing Machinery, November 30- December 2, 1994, pp. 172-180.
	Schmit, et al., Hidden Markov Modeling and Fuzzy Controllers in FPGAs, FPGAs for Custom Computing machines, 1995; Proceedings, IEEE Symposium in Napa Valley, CA, April 1995, pp. 214-221.
	Shirazi, et al., "Quantitative analysis of floating point arithmetic on FPGA based custom computing machines," IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, April 19-21, 1995, pp. 155-162.
	Siemers et al., "The >S<puter: A Novel Micoarchitecture Mode for Execution inside Superscalar and VLIW Processors Using Reconfigurable Hardware," Australian Computer Science Communications, Volume 20, No. 4, Computer Architecture, Proceedings of the 3 <sup>rd</sup> Australian Computer Architecture Conference, Perth, John Morris, Ed., February 2-3, 1998, pp. 169-178.
	Simunic, et al., Source Code Optimization and Profiling of Energy Consumption in Embedded Systems, Proceedings of the 13 <sup>th</sup> International Symposium on System Synthesis, September 2000, pp. 193-198.
	Skokan, Z.E., "Programmable logic machine (A programmable cell array)," IEEE Journal of Solid-State Circuits, Vol. 18, Issue 5, October 1983, pp. 572-578.
	Sueyoshi, T., "Present Status and Problems of the Reconfigurable Computing Systems Toward the Computer Evolution," Department of Artificial Intelligence, Kyushi Institute of Technology, Fukuoka, Japan; Institute of Electronics, Information and Communication Engineers, Vol. 96, No. 426, IEICE Technical Report (1996), pp. 111-119 <b>[English Abstract Only]</b>
	The XPP White Paper, Release 2.1, PACT - A Technical Perspective, March 27, 2002, pages 1-27.
	Villasenor, et al., "Express Letters Video Communications Using Rapidly Reconfigurable Hardware," IEEE Transactions on Circuits and Systems for Video Technology, IEEE, Inc., NY, December 1995, pp. 565-567.
	Weinhardt, Markus et al., "Pipeline Vectorization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 2, February 2001, pp. 234-248.
	Ye, Z.A. et al., "A C- Compiler for a Processor With a Reconfigurable Functional Unit," FPGA 2000 ACM/SIGNA International Symposium on Field Programmable Gate Arrays, Monterey, CA Feb 9-11, 2000, pp. 95-100.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. <b>2885/86</b>	Serial No. <b>10/501,845</b>
	Applicant(s) <b>Vorbach et al.</b>	
	Filing Date <b>August 26, 2005</b>	Group Art Unit <b>2183</b>

	Yeung, A. et al., "A data-driven architecture for rapid prototyping of high throughput DSP algorithms," Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, USA, <i>Proceedings VLSI Signal Processing Workshop, IEEE Press</i> , pp. 225-234, Napa, October 1992.
	Yeung, A. et al., "A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms," Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, USA, pp. 169-178, <i>IEEE</i> 1993.
	Zhang, et al., Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd. 1, 29 October 2000, pp. 78-83.

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	